As a charitable service-based nonprofit organization (NPO) coordinating individuals, businesses, academia and governments with interests in High Technology, Big Data and Cybersecurity, we bridge the global digital divide by providing supercomputing access, applied research, training, tools and other digital incentives “to empower the underserved and disadvantaged.”

Lunch and Learn RoundTable Event: Optimizing RTM for Xeon Phi: Lessons Learned

  • 23 Jan 2014
  • 11:30 AM - 1:00 PM
  • Unique Digital Inc. Conference Center


Registration is closed
The Society of HPC Professionals (SHPCP) invites you to attend A Round Table Discussion Meeting

Optimizing RTM for Xeon Phi: Lessons Learned


In this presentation we will share our experience in porting and optimizing a commercial Reverse Time Migration (RTM) library to a cluster of Xeon Phi Coprocessors. The talk will focus on the different techniques needed to efficiently run real world data, as well as the similarities of optimizing a TTI propagation kernel for Xeon Phi and Xeon Sandy Bridge. The case study highlights the importance of fully utilizing the processing cores as well as the vector units within each core. We will demonstrate how parallel computation is obtained by tuning the OpenMP pragmas and the auto-vectorizer. Further speed improvements are obtained by implementing thread affinity for multi-tasking and fine tuning the memory access patterns for optimal data throughput. The second part of the presentation will focus on how to achieve linear scaling across multiple devices, which is critical when dealing with real-world RTM problems. 


Speaker’s Bio:

Dan Cyca, Chief Technology Officer, Acceleware Ltd.


Dan has extensive experience in developing technical software for multi-core platforms including GPUs, CPUs, FPGAs and Intel’s recent MIC architecture. Dan joined Acceleware in 2004 as a software developer to build the company’s first product. Since then, he has served in many technical and leadership roles in the company. Most recently, as the Director of Engineering, Dan was responsible for managing the development of Acceleware’s high performance seismic software libraries. Prior to Acceleware, Dan’s experience included developing 'C-to-hardware' compilers, and implementing digital signal processing and encryption algorithms on FPGAs. Dan has an M. Sc. in Electrical Engineering from the University of Calgary.

Meeting will be conducted on,
Thursday, January 23rd - 11:30 CDT at the

Unique Digital Inc. Conference Center
10595 Westoffice Drive
Houston, TX 77042



Contact Us

Society for HPC Professionals
10690 Shadow Wood Dr, Ste 132 Houston, TX 77043-2840
Copyright © 2016 Society of HPC Professionals